SEMICONDUCTOR MEMORY DEVICE WITH INCREASED NODE CAPACITANCE

ABSTRACT OF THE DISCLOSURE

[00038] An integrated circuit semiconductor memory device having the BOX layer removed from under the gate of a storage transistor to increase the gate-to-substrate capacitance and reduce the soft error rate. The increased node capacitance thus obtained is achieved without requiring a corresponding increase in area.